General Co-Chairs

Naoki Suehiro, University of Tsukuba, Japan Pingzhi Fan, Southwest Jiaotong University, China Han Vinck, University of Essen, Germany

Program Co-Chairs

Shinya Matsufuji, Yamaguchi University, Japan Wai Ho Mow, Hong Kong Univ. of Sci. & Tech., H.K.

Technical Program Committee

Claude Carlet, INRIA and University of Paris 8, France Habong Chung, Hongik University, Korea Cunsheng Ding, Hong Kong U. of Sci. and Tech., H.K. Solomon W. Golomb, U. of Southern California, U.S.A. Hiromasa Habuchi, Ibaraki University, Japan Lajos Hanzo, University of Southampton, U.K. Tor Helleseth, University of Bergen, Norway Kyoki Imamura, Kyusyu Institute of Technology, Japan Yoshihiro Iwadare, Tama University, Japan Andrew Klapper, University of Kentucky, U.S.A. Torleiv Klove, University of Bergen, Norway Daoben Li, Beijing Univ. of Post & Telecom., China Siu Lun Ma, National Univ. of Singapore, Singapore Makoto Nakamura, Kanagawa institute of Tech., Japan Takis Mathiopoulos, National Observ. of Athens, Greece Harald Niederreiter, National U. of Singapore, Singapore Jong-Seon No, Seoul National University, Korea Matthew Parker, University of Bergen, Norway Kenneth G Paterson, University of London, U.K. Branislav M. Popovic, Huawei Technologies, Sweden Dilip Sarwate, University of Illinois, U.S.A. Patrick Sole, CNRS-I3S, ESSI, Sophia Antipolis, France Yoshihiro Tanada, Yamaguchi University, Japan Xiaohu Tang, Southwest Jiaotong University, China Andrew Tirkel, Monash University, Australia Parampalli Udaya, University of Melbourne, Australia Jing Wang, Tsinghua University, China Tadeusz Wysocki, University of Wollongong, Australia Dongfeng Yuan, Shangdong University, China

Information

Toshiaki Imoto, Soka University, Japan

Treasurer Hideyuki Torii, Kanagawa Institute of Tech., Japan

Local Arrangements Takahiro Matsumoto, Yamaguchi University, Japan

Publication

Xian Wang, Southwest Jiaotong University, China Gao Zhou, Southwest Jiaotong University, China





The Second International Workshop on Sequence Design and its Applications in Communications

CALL FOR PAPERS

IWSDA'05 will be held at the Shimonoseki Conventional Center in Shimonoseki, Yamaguchi, Japan from **October 10 to 14, 2005**. Shimonoseki is a touristic city with beautiful scenery, characteristic culture and an interesting history.

Topics

Sequence design plays a very important role in widespread applications, such as spread spectrum, code division multiple access, and synchronization. The topics of this Workshop include, but are not limited to, the following:

- New Concepts in Sequence Design
- Sequences and Error Control
- Sequences and Cryptography
- Theoretical Sequence Bounds
- Sequences and Fields/Rings
- Randomness of Sequences
- Sequences and Arrays
- Sequence Multi-functionality

Important Deadlines

- Extended abstract submission: July 1, 2005
- Acceptance notification: August 1, 2005
- Camera-ready submission: September 1, 2005
- Advanced registration: September 1, 2005

Initial Submission

Original papers in all aspects of sequence design and its applications are solicited. For initial submission, an extended abstract with at most 1000 words in the MS Word or PDF format should be sent to <u>iwsda05program@ca.csse.yamaguchi-u.ac.jp</u> before the submission deadline July 1, 2005.

Publication

The camera-ready version of all accepted papers will appear in the conference proceedings, and selected papers will be published in a special issue of the IEICE Transactions on Fundamentals.

Further Information

The working language of the Workshop is English. For further information about the Workshop, such as the camera-ready submission requirement, preliminary technical program, excursion arrangements, please visit the official Workshop homepage at http://www.ca.csse.yamaguchi-u.ac,jp/IWSDA05/. Inquiries by email should be sent to iwsda05office@ca.csse.yamaguchi-u.ac,jp/IWSDA05/.

IWSDA05 is supported by IEICE(Japan), IEEE(USA), NSFC (China) and RGC(HK).

- New CDMA System Architectures
- Performance Analysis for CDMA Systems
- Approximately Synchronous CDMA Sys.
- DSP/FPGA/ASIC Design for CDMA Sys.
- Sequences for UWB Systems
- Multiple-terminal System Identification
- Channel Estimation and Receivers
- Modulation, Detection and Synchronization